

FORM PTO-1390

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

EXPRESS MAIL LABEL NO.: EV 040 167 848 US

TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US)

CONCERNING A FILING UNDER 35 U.S.C. 371

ATTORNEY'S DOCKET NUMBER: Furusawa Case 63

April 2, 2002

U.S. APPLICATION NO.

(If known, see 37 CFR 1.5): Unknown

INTERNATIONAL APPLICATION NO.: PCT/JP00/07485 INTERNATIONAL FILING DATE: October 25, 2000

PRIORITY DATE CLAIMED: October 30, 1999

TITLE OF INVENTION: METHOD AND CIRCUIT FOR EMPHASIZING CONTOUR

APPLICANT FOR DO/EO/US: Seiji MATSUNAGA

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(I).
4. ☒ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
 - a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
 - b. ☒ has been transmitted by the International Bureau.
 - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☒ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)).
 - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
 - b. ☐ have been transmitted by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☐ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☒ An oath or declaration of the inventor(s) (35 U.S.C. 371 (c)(4)).
10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).

Items 11. to 16. below concern document(s) or information included:

11. ☒ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☒ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A FIRST preliminary amendment.
☐ A SECOND or SUBSEQUENT preliminary amendment.
14. ☐ A substitute specification.
15. ☐ A change of power of attorney and/or address letter.
16. ☒ Other items or information:
Amendment Before First Office Action including Amendment Transmittal therefor
Title Page of WIPO Document WO 01/33834
Formal Drawings (6 sheets)
Postal Card

FORM PTO-1390
U.S. APPLICATION NO.
(if known, see 37 CFR 1.5)
Unknown

INTERNATIONAL APPLICATION NO.
PCT/JP00/07485

10089799
10/089799
JCTO Rec'd PCT/PTO 02 APR 2002
ATTORNEY'S DOCKET NUMBER
Furusawa Case 63

17. [X] The following fees are submitted:

CALCULATIONS PTO USE ONLY

BASIC NATIONAL FEE (37 CFR 1.492(a)(1)-(5)):

Neither international preliminary examination fee (37 CFR 1.482)
nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO
and International Search Report not prepared by the EPO or JPO \$1040.00
International preliminary examination fee (37 CFR 1.482) not
paid to USPTO but International Search Report prepared by
the EPO or JPO \$ 890.00
International preliminary examination fee (37 CFR 1.482) not
paid to USPTO but international search fee (37 CFR 1.445(a)(2))
paid to USPTO \$ 740.00
International preliminary examination fee paid to USPTO (37
CFR 1.482) but all claims did not satisfy provisions of PCT
Article 33(1)-(4) \$ 710.00
International preliminary examination fee paid to USPTO (37 CFR
1.482) and all claims satisfied provisions of PCT Article 33(1)-(4)... \$ 100.00
ENTER APPROPRIATE BASIC FEE AMOUNT = \$ 890.00

Surcharge of \$130.00 for furnishing the oath or declaration later than ☐ 20 ☐ 30
months from the earliest claimed priority date (37 CFR 1.492(e)). \$

CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE	
Total claims	9 - 20 =	0	X \$ 18.00	\$
Ind. claims	4 - 3 =	1	X \$ 84.00	\$ 84.00
MULTIPLE DEPENDENT CLAIMS (if applicable)			+ \$280.00	\$
TOTAL OF ABOVE CALCULATIONS			=	\$ 974.00

Reduction of 1/2 for filing by small entity, if applicable. Small Entity Statement
must also be filed (Note 37 CFR 1.9, 1.27, 1.28). \$
SUBTOTAL = \$ 974.00

Processing fee of \$130.00 for furnishing the English translation later than ☐ 20 ☐ 30
months from the earliest claimed priority date (37 CFR 1.492(f)). + \$
TOTAL NATIONAL FEE = \$ 974.00

Fee for recording assignment (37 CFR 1.21(h)). The assignment must be accompanied
by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property + \$ 40.00
TOTAL FEES ENCLOSED = \$1,014.00
Amount to be refunded \$
charged \$

- a. [X] A check in the amount of \$1,014.00 to cover the above fees is enclosed.
b. ☐ Please charge my Deposit Account No. _____ in the amount of \$ _____ to cover the above fees. A duplicate
copy of this sheet is enclosed.
c. [X] The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to
Deposit Account No. 06-1382. A duplicate copy of this sheet is enclosed.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a)
or (b)) must be filed and granted to restore the application to pending status.

IN DUPLICATE

SEND ALL CORRESPONDENCE TO:
FLYNN, THIEL, BOUTELL & TANIS, P.C.
2026 Rambling Road
Kalamazoo, Michigan 49008-1699

300.0900

Form PTO-1390 Page 2 of 2

Terry F. Chapman
Terry F. Chapman
Registration Number: 32 549

10089799

PATENT APPLICATION

JC10 Rec'd PCT/PTO 02 APR 2002

Express Mail Label No.: EV 040 167 848 US

IN THE U.S. PATENT AND TRADEMARK OFFICE

April 2, 2002

Applicant: Seiji MATSUNAGA

For : METHOD AND CIRCUIT FOR EMPHASIZING CONTOUR

PCT International Application No.: PCT/JP00/07485

PCT International Filing Date: October 25, 2000

U.S. Application No.

(if known, see 37 CFR 1.5): Unknown

Atty. Docket No.: Furusawa Case 63

Box PCT

Assistant Commissioner for Patents

Washington, DC 20231

AMENDMENT BEFORE FIRST OFFICE ACTION

Sir:

Prior to issuance of the first Office Action in the above-identified application, kindly enter the following:

IN THE SPECIFICATION

Please delete the paragraph beginning on Page 5, line 23 and ending on Page 6, line 2.

IN THE CLAIMS


Please cancel Claims 1, 3, 4 and 5.

REMARKS

Entry of the foregoing amendments prior to issuance of the first Office Action is respectfully solicited. These amendments were made during the Preliminary Examination stage and are intended to place the application in better form for consideration by the Examiner.

Respectfully submitted,

TFC/smd


Terrence F. Chapman

FLYNN, THIEL, BOUTELL	Dale H. Thiel	Reg. No. 24 323
& TANIS, P.C.	David G. Boutell	Reg. No. 25 072
2026 Rambling Road	Ronald J. Tanis	Reg. No. 22 724
Kalamazoo, MI 49008-1699	Terryence F. Chapman	Reg. No. 32 549
Phone: (616) 381-1156	Mark L. Maki	Reg. No. 36 589
Fax: (616) 381-5465	David S. Goldenberg	Reg. No. 31 257
	Sidney B. Williams, Jr.	Reg. No. 24 949
	Liane L. Churney	Reg. No. 40 694
	Brian R. Tumm	Reg. No. 36 328
	Tricia R. Cobb	Reg. No. 44 621

Encl: None

336.9804

10/089799

6/PK 1

JC10 Rec'd PCT/PTO 02 APR 2002

SPECIFICATIONMETHOD AND CIRCUIT FOR EMPHASIZING CONTOUR5 TECHNICAL FIELD OF THE INVENTION

The present invention relates to a contour emphasizing method and circuit designed so that in processing the digital video signals representing the contours, the directional factors of the contours are taken into consideration when emphasizing the contours.

10

BACKGROUND ART

As seen from Fig.1, conventionally, this kind of contour emphasizing circuit comprises a horizontal contour detecting stage 29, a vertical contour detecting stage 30, an adding circuit 31 for giving the sum of the output of the horizontal contour detecting stage 29 and the output of the vertical contour detecting stage 30, and another adding circuit 32 for adding the contour component signal outputted from the adding circuit 31 to the video signal.

Said horizontal contour detecting stage 29 comprises a contour detecting filter 19a directly connected to a video signal input terminal 10, a contour detecting filter 19b connected to the same through 1 set of 1-dot delay circuit 11, a contour detecting filter 19c connected to the same through 2 sets of 1-dot delay circuit 11, an adding circuit 20 for giving the sum of the outputs from the contour detecting filters 19a, 19b and 19c, a coefficient multiplying circuit 21 for multiplying a predetermined coefficient K1, and a 1-line delay circuit 34 connected to the coefficient multiplying circuit 21. More particularly, the horizontal contour components are detected from the objective pixel and the pixel preceding by 1 dot and the pixel immediately following the objective pixel. The delay circuit 34 is provided for

synchronizing the timing of the output of the vertical contour detecting stage 30 with it.

The vertical contour detecting stage 30 comprises the contour detecting filter 19a connected to the video signal input terminal 10 through 1 set of 1-dot delay circuit 11, the contour detecting filter 19b connected to the same through 1 set of 1-dot delay circuit and 1 set of 1-line delay circuit, the contour detecting filter 19c connected to the same through 1 set of 1-dot delay circuit 11 and 2 sets of 1-line delay circuit 12, the adding circuit 20 for outputting the sum of the outputs of the contour filters 19a, 19b and 19c, and the coefficient multiplying circuit for multiplying a predetermined coefficient K2. In other words, the vertical contour components are detected from the objective pixel and the pixel preceding the objective pixel by 1 dot and the immediately following the objective pixel.

Now, let's assume that the digital video signals respectively representing the contours in the horizontal direction and the vertical direction are inputted to a conventional circuit as is described above.

This case refers to one where the differences in luminance occur consecutively, and thus the differences in the luminance not occurring consecutively are not considered to be contours. In the example shown in Fig.2(a), the portions where luminance [8] and luminance [4] occur consecutively are recognized as contours.

In such a case, in processing by the horizontal contour detecting stage 29, when the coefficients are given as $-1/4$, $2/4$ and $1/4$ respectively, the outputs of the contour detecting filters 19a, 19b and 19c become $8 \times (-1/4)$, $8 \times (2/4)$ and $8 \times (-1/4) = -2$, $+4$ and -2 respectively when the pixel at the third row and the first column in Fig.2(a) is picked out as an objective pixel, and the output of the adding circuit 20 becomes 0. Similarly, when the pixel at the intersection of the third row and the second column is picked out as an objective pixel X2, they become

$8 \times (-1/4)$, $8 \times (2/4)$ and $4 \times (-1/4) = -2, +2$ and -1 respectively,
 and the output of the adding circuit 20 becomes $+1$;
 when the pixel at the intersection of the third row and the third column is
 picked out as an objective pixel X3, they become
 5 $8 \times (-1/4)$, $4 \times (2/4)$ and $4 \times (-1/4) = -2, +2$ and -1 respectively,
 and the output of the adding circuit 20 becomes -1 ;
 when the pixel at the intersection of the third row and the fourth column is
 picked out as an objective pixel X4, they become
 $4 \times (-1/4)$, $4 \times (2/4)$ and $4 \times (-1/4) = -1, +2$ and -1 respectively,
 10 and the output of the adding circuit 20 becomes 0.

In the example shown in Fig.2(a), only these four cases are available.
 When the coefficient in the coefficient multiplying circuit 21 is given as $K1 =$
 1, the output of said circuit is as shown in Fig.2(b).

Since only 4 cases, namely, Y1, Y2, Y3 and Y4 are available even when
 15 processing by the vertical contour detecting stage 30, similarly to the cases
 described above, when the coefficient of the coefficient multiplying circuit
 21 is given as $K2 = 1$, the output of said is as shown in Fig.2(c).

When these values are added by the adding circuit 31 and then added to the
 original video signals by the adding circuit 32, the luminance of the contour
 20 having the luminance [8] becomes $8 + 1 = 9$, while the luminance of the
 contour having the luminance [4] becomes $4 - 1 = 3$, thereby emphasizing the
 contour at the video signal output terminal 23 as shown in Fig.2(c).

Next, let's assume a case where the digital video signals representing a
 rightward-rising contours with the luminance [8] and the luminance [4] are
 25 inputted to the video signal input terminal 10 of the a circuit having the
 conventional composition.

In such a case, when processing by the horizontal contour detecting stage
 29 and when the pixel at the intersection of the third row and the third column
 is picked out as the objective pixel X1, the outputs of the contour detecting

filters 19a, 19b and 19c become

$8 \times (-1/4)$, $8 \times (2/4)$ and $4 \times (-1/4) = -2, +4$ and -1

and the output of the adding circuit 20 becomes $+1$,

whereas when the pixel at the intersection of the third row and the fourth
5 column is picked out as the objective pixel X2, they become

$8 \times (-1/4)$, $4 \times (2/4)$ and $4 \times (-1/4) = -2, +2$ and -1

and the output of the adding circuit 20 becomes -1 .

The same results will be obtained when the processing is made by using the
vertical contour detecting stage 30.

10 When the pixel at the intersection of the third row and third column is
picked out as the objective pixel Y1, they become

$8 \times (-1/4)$, $8 \times (2/4)$ and $4 \times (-1/4) = -2, +4$ and -1

and the output of the adding circuit 20 become $+1$,

while when the pixel at the intersection of the third row and the fourth
15 column is picked out as the object pixel Y2, they become

$8 \times (-1/4)$, $4 \times (2/4)$ and $4 \times (-1/4) = -2, +4$ and -1

and the output of the adding circuit 20 becomes -1 .

These values are added by the adding circuit 31 and are further added to
the original video signals by the adding circuit 32 to emphasize the contours
20 as shown in Fig.3(b).

As shown in Fig.2(a), when the digital signals representing the horizontal
contours and the vertical contours respectively are inputted, at the point
where the horizontal contour and the vertical contour intersect each other,
both the horizontal contour and vertical contour respectively having the high
25 luminance [8] will not be emphasized as indicated by the circle in Fig.2(d),
thereby maintaining the luminance [8], while the horizontal contour and the
vertical contour of the contour respectively having lower luminance [4] will
be emphasized to the level of $4 - 1 - 1 = 2$ to further emphasize the contour,
since both the horizontal contour emphasis and vertical contour emphasis

apply in this case. Thus, it has a problem that any one luminance differing in level from a series of uniform luminances will become too conspicuous.

Further, in the case where the digital video signal representing the contour lying at 45° as shown in Fig.3(a) is inputted, the signal is processed assuming that the points where the horizontal contour and the vertical contour intersect each other occur consecutively, so that, as shown in Fig.3(b) by circles, the contours having the high luminance [8] are emphasized to a level of $8 + 1 + 1 = 10$ because of the combined effects of the horizontal contour emphasis and vertical contour emphasis, and this also occurs in the cases of the contours having the lower luminance [4], since the luminances of the contours are emphasized to a level of $4 - 1 - 1 = 2$ because of the combined effects of emphasis on the horizontal contour and the emphasis on the vertical contour. This has been a problem of the prior art, that is, for instance, the luminance [8] of the inclined contour is overemphasized to [10] while the luminance [4] is to [2] to make the emphasized contours too conspicuous.

An object of the present invention is to provide a contour emphasizing method and circuit designed for being capable of detecting the directions of the contours so that the signals representing the contours at the points where the horizontal contour and the vertical contour intersect and the inclined contours can be processed more naturally than by the conventional method.

DISCLOSURE OF THE INVENTION

The present invention relates to a contour emphasizing method, wherein, with respect to the contours represented by the digital video signals, in order to resolve the problem concerning the point where the horizontal contour and the vertical contour intersect, the luminance of the objective pixel and the luminance of one of the horizontal, vertical, rightward-rising and leftward-rising contours of the pixels adjacent to the objective pixel differing most from the luminance of the objective pixel are weighted respectively to obtain

the contour emphasizing values to be added to the value of the objective pixel.

The present invention also relates to a contour emphasizing method, wherein, with respect to the contours represented by the digital video signals, in order to resolve not only the problem concerning the point where the horizontal contour and the vertical contour interest but also the problem concerning the point of the inclined contour, the luminance of the objective pixel and the luminance of one of the pixels adjacent to the objective pixel in horizontal, vertical, rightward-rising and leftward-rising directions and differing most from the luminance of the objective pixel are weighted respectively to obtain the contour emphasizing values; a pixel adjacent to the present objective pixel is picked out as a new objective pixel, and this processing is repeated consecutively; when the signs of the two consecutive contour emphasizing values are the same, the contour emphasizing values preceding and following these two consecutive contour emphasizing values are adopted as they are, whereas when the signs of the two consecutive contour emphasizing values differ, the contour emphasizing values preceding and following the two consecutive contour emphasizing values are set to 0 by applying the inclined pixel optimizing processing; the contour emphasizing values, which have undergone the inclined pixel optimizing processing, are respectively added to the corresponding objective pixels.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig.1 is a block diagram showing a conventional contour emphasizing circuit.

Fig.2 is a diagram showing the signals representing the contours extending in horizontal direction and vertical direction, whose states varying according to different stages, inputted to the contour emphasizing circuit of Fig.1, wherein (a) is a diagram showing the original states of the digital signals

inputted from the video signal input terminal 10; (b), a diagram showing the signal outputted from the horizontal contour detecting stage 29; (c), a diagram showing the signal outputted from the vertical contour detecting stage 30; (d), a diagram showing the signal outputted from the video signal output terminal 23.

Fig.3 is a diagram showing the signals representing the contours extending in diagonal direction, whose states varying according to different stages, inputted to the contour emphasizing circuit of Fig.1, wherein (a) is a diagram showing the original states of the digital signals inputted from the video signal input terminal 10; (b), a diagram showing the signals outputted from the video signal output terminal 23.

Fig.4 is a block diagram showing the contour emphasizing circuit as the first embodiment of the present invention.

Fig.5 is an explanatory diagram for explaining the operation taking place in the circuit shown in Fig.4.

Fig.6 is a diagram showing the signals at various stages of the contour emphasizing circuit of Fig.4, wherein (a) is a diagram showing the original states of the digital signals inputted from the video signal input terminal 10; (b), a diagram showing the signals outputted from the contour detecting stage 18; (c), a diagram showing the signals outputted from the video signal output terminal 23.

Fig.7 is a block diagram showing the contour emphasizing circuit as the second embodiment of the present invention.

Fig.8 is an explanatory diagram explaining the operation of the inclined contour optimizing circuit 25 of Fig.5.

Fig.9 is a diagram showing the signals at various stages of the contour emphasizing circuit of Fig.7, wherein (a) is a diagram showing the original states of the digital signals inputted from the video signal input terminal 10; (b), a diagram showing the signals outputted from the adding circuit 20; (c), a

diagram showing the signals which have undergone the optimizing processing by the inclined contour optimizing circuit 25; (d), a diagram showing the signal outputted from the image output terminal 23.

5 **BEST MODE FOR CARRYING OUT THE INVENTION**

The present invention is designed so that only one contour emphasizing value which is largest of all the absolute values of the contour emphasizing values of the pixels corresponding to the contours lying in horizontal, vertical, rightward-rising and leftward-rising directions around a specific
10 pixel is adopted to thereby prevent the contour emphasizing values for the intersection of the horizontal contour and the vertical contour and the point of inclined contour from being overemphasized and to obtain appropriate contour emphases for those contours which are not emphasized, thereby assuring a natural contour emphasis as the whole. In this way, the present
15 invention is designed so that the contour emphasis at the intersection of the horizontal contour and the vertical contour and the inclined contour point will not be duplicated, or the contour lacking in necessary contour emphasis is emphasized properly for obtaining more natural contour by processing the corresponding signals properly.

20 Further, according to the present invention, in order to solve not only the problem of the intersection of the horizontal contour and the vertical contour but also the problem of the diagonal contour, when the signs of the two consecutive weighted contour emphasizing values are equal, two emphasizing values, one preceding and the other following, these contour emphasizing
25 values are adopted as they are, while when the signs of the two consecutive weighted contour emphasizing values differ, the diagonal contour value optimizing processing, designed for setting to 0 the contour emphasizing values, one preceding and the other following the two contour emphasizing values, will be applied, and the optimized contour emphasizing value is added

to said objective pixel.

The first embodiment of the present invention will be described referring to Figs.4 through 6.

Referring to Fig.4, in order to synchronize the timings of 9 pixels, namely,
5 horizontal pixels B1 and B3, the vertical pixels A2 and C2, the rightward-rising pixels C1 and A3 and the leftward-rising pixels A1 and C3, which lie around the pixel B2 shown in Fig.5, six 1-dot delay circuits 11 and two 1-line delay circuits 12 are connected to the video signal input terminal 10.

More particularly, in order to synchronize the timing of the pixel C3
10 without time delay, which is directly outputted from the video signal input terminal 10, the timing of the pixel C2 is delayed by 1 pixel by means of 1 set of 1-dot delay circuit 11; the timing of the pixel C1 is delayed by 2 pixels by means of 2 sets of 1-dot delay circuit 11; the timing of the pixel B3 is delayed by 1 line by means of 1 set of 1-line delay circuit 12; similarly, the pixel B2
15 is delayed by 1 line and 1 pixel; B1 is delayed by 1 line and 2 pixels; A3 is delayed by 2 lines; A2 is delayed by 2 lines and 1 pixel; A1 is delayed by 2 lines and 2 pixels.

These A1, A2, A3, B1, B2, B3, C1, C2 and C3 are inputted to the adding circuit 22 by way of the contour direction detecting stage 24 and the contour
20 detecting stage 18 and are then inputted to the video signal output terminal 23.

In the contour direction detecting stage 24, the pixels B1 and B3, representing the horizontal contours respectively and coming before and after the pixel B2, are sequentially inputted to the subtracting circuit 13a for
25 giving the difference between B1 and B2 and to the absolute value calculation circuit 14a; C1 and A3 representing the rightward-rising contours are sequentially inputted to the subtracting circuit 13b for giving the difference of the C1 and A3 and to the absolute value calculation circuit 14b; A2 and C2 representing the contours in vertical direction are sequentially inputted to the

subtracting circuit 13C for giving the difference of A2 and C2 and to the absolute value calculation circuit 14C; A1 and C3 representing the leftward-rising contours are sequentially inputted to the subtracting circuit 13d for giving the difference of A1 and C3 and to the absolute value calculation circuit 14d.

These absolute value calculation circuits 14a through 14d are connected to the maximum value detecting circuit 15, while the maximum value detecting circuit 15 outputs the signal for selecting one from among the horizontal pixels B1 and B3, the vertical pixels A2 and C2, the rightward-rising pixels C1 and A3, and the leftward-rising pixels A1 and C3.

The output of said first selecting circuit 16 is inputted to the contour detecting filter 19a of the contour detecting stage 18; the output of said second selecting circuit 17 is inputted to the contour detecting filter 19c; B2 is inputted to the contour detecting filter 19b; further, these contour detecting filters 19a, 19b and 19c are connected to the adding circuit 20 and, simultaneously with the pixel B2, to the adding circuit 22 through the coefficient multiplying circuit 21.

Then, the operation of the present invention will be described further based on the system discussed above.

Here, let's assume that the digital signal inputted to the video signal input terminal 10 represents the horizontal and vertical contours as are shown in Fig.6(a).

The A1, A2, A3, B1, B2, B3, C1, C2 and C3 are synchronized by means of the 1-dot delay circuit 11 and the 1-line delay circuit; the differences between the horizontal pixels B1 and B3, between the vertical pixels A2 and C2, between the rightward-rising pixels C1 and A3, and between the leftward-rising pixels A1 and C3 are detected respectively; the absolute values of these differences are determined; a maximum value is determined from among these absolute values.

Where the coefficients of the contour detecting filters 19a, 19b and 19c are assumed to be $-1/4$, $2/4$ and $-1/4$ respectively, when the absolute value $|B1 - B3|$ of the horizontal pixel is a maximum value, $(-B1 + 2B2 - B3)/4$ will be calculated by the contour detecting stage 18; when the absolute value $|A2 - C2|$ of the vertical pixel is a maximum value, $(-A2 + 2B2 - C2)/4$ will be calculated by the contour detection stage 18; when the absolute value $|C1 - A3|$ of the rightward-rising pixel is a maximum value, $(-C1 + 2B2 - A3)/4$ will be calculated at the contour detection stage 18; when the absolute value $|A1 - C3|$ of the leftward-rising pixel is a maximum value, $(-A1 + 2B2 - C3)/4$ will be calculated by the contour detection stage 18.

For instance, in the case of the 9 pixels within a frame Z1 shown in Fig.6(a), since the absolute value $|A1 - C3|$ of the pixel in the leftward-rising direction is a maximum value, $(-A1 + 2B2 - C3)/4$ will be calculated, and the B2 in this case becomes +1 as in the case shown in Fig.6(b).

In the case of the 9 pixels within the frame Z2, since the absolute value $|B1 - B3|$ of the horizontal pixel, the absolute value $|A2 - C2|$ of the vertical pixel and the absolute value $|A1 - C3|$ of the leftward-rising pixel are all maximum values, any one of these maximum values can be selected for calculation, and the value of the B2 in this case becomes -1 as in the case shown in Fig.6(b).

Similarly, in the case of the 9 pixels within the frame X1, its value becomes +1; in the case of 9 pixels within the frame X2, its value becomes -1; in the case of the 9 pixels within the frame Y1, its value becomes +1; in the case of the 9 pixels within the frame Y2, its value becomes -1; whereby the contour emphasizing values as are given in Fig.6(b) can be obtained by the contour detecting stage 18.

When the contour emphasizing values obtained by the contour detecting stage 18 are added respectively to the B2 in the adding circuit 22, the video signals modified by the contour emphasizing factors as are shown in Fig.6(c) will be obtained.

As is obvious from Fig.6(c), the contours can be emphasized more naturally at the intersection of the horizontal contour and the vertical contour.

Next, the second embodiment of the present invention will be described referring to Figs.7 through 9.

In the case of the first embodiment illustrated in Fig.4, the contours in horizontal direction and vertical direction can be emphasized without problem, but there is the problem that the diagonal contour rather tends to be overemphasized.

For instance, as shown in Fig.9(a), in the case of the rightward-rising contour as is discussed previously in the first embodiment shown in Fig.4, in case of the 9 pixels within the frame X1 is +1; in the case of the 9 pixels within the frame X2, it is +1; in the case of the 9 pixels within the frame X3, it is -1; in the case of the 9 pixels within the frame of X4, it is -1. Thus, as indicated by the hatched pixels in Fig.9(b), there occur 2 consecutive +1 pixels and 2 consecutive -1 pixels, thereby causing the overemphasis on the contours concerned.

Thus, as shown in Fig.7, in the second embodiment of the present invention, in order to resolve the problem of the overemphasis as is discussed previously, a diagonal contour optimizing circuit 25 is inserted between the adding circuit 20 and the coefficient multiplying circuit 21 in the contour detecting stage 18.

This diagonal contour optimizing circuit 25 comprises 3 sets of 1-dot delay circuits 11 connected in series, a switching stage 27 inserted between a 1-dot delay circuit 11 and an adding circuit 20, a switching stage 28 inserted between a third 1-dot delay circuit 11 and the coefficient multiplying circuit 21, a sign comparator 26, for comparing the signs, connected to the output side of the first 1-dot delay circuit 11 and to the output side of the second 1-dot delay circuit 11 so that the switching stage 27 and the switching stage 28

can be controlled selectively in response to the output of the sign comparator.

Further, a 3-dot delay circuit 33 is provided in the stage preceding the adding circuit 22 so that the effect of the insertion of the diagonal contour optimizing circuit 25 on the timing of the signal B2 can be adjusted.

5 The operation of the contour emphasizing circuit composed as described above will be explained in the following.

The output of the adding circuit 20 in the contour detecting stage 18 is similar to that in the case of the first embodiment. For instance, in the case of Fig.9(b), the contour emphasizing values $a1 = +1$, $a2 = +1$, $a3 = -1$ and $a4 = -1$
10 can be obtained corresponding to X1, X2, X3 and X4 given in Fig.9(a).

The sign of the output a2 of the first 1-dot delay circuit 11 and the sign of the output a3 of the second 1-dot delay circuit 11 are compared by means of the sign comparator 26.

In this case, the signs differ, i.e., the sign of a2 being + while the sign of a3
15 being -, and thus the switching stage 27 and the switching stage 28 are set to 0 respectively. Thus, both a1 and a4 become 0, so that, as shown in Fig.9(c), the contour emphasizing values $a1 = 0$, $a2 = +1$, $a3 = -1$ and $a4 = 0$ are obtained. Similarly, since where $a1 = 0$, $a2 = +1$, $a3 = -1$ and $a4 = 0$, the signs of a2 and a3 are same, $a1 = 0$, $a2 = +1$, $a3 = +1$ and $a4 = -1$ are outputted as
20 they are, and also where $a1 = +1$, $a2 = -1$, $a3 = -1$ and $a4 = 0$. since the signs of a2 and a3 are the same, $a1 = +1$, $a2 = -1$, $a3 = -1$ and $a4 = 0$ are outputted as they are.

Therefore, as shown in Fig.9(d), it can be seen that even inclined contours can be emphasized naturally.

25 In the cases shown in Fig.4 and Fig.7, the coefficients of the contour detecting filters 19a, 19b and 19c of the contour detecting stage 18 are set to $-1/4$, $1/2$, $-1/4$ respectively, but the coefficients are not limited thereto; for instance, the coefficients may be $-1/5$, $2/5$ and $-1/5$, which make 0 when added.

Further, in the case of the above-mentioned embodiment, 9 pixels (3 x 3 pixels) are processed at a time, but the number of the pixels to be processed at a time is not limited thereto; for instance, 25 pixels (5 x 5 pixels) may be processed at a time. For example, when the pixels are grouped as A1-A5, B1-B5, C1-C5, D1-D5 and E1-E5, C3 is the central pixel; for the difference in the luminance in horizontal direction, the difference in luminance between C1 and C5 and the difference in luminance between C2 and C4 are detected. And, the coefficients can be set, for example, to -1/16, 6/16, -2/16 and -1/16, etc. In this case, all the 25 pixels are not subject to the calculation; 8 pixels A2, A4, B1, B5, D1, D5, E2 and E4 are not subject to detection, that is, the 17 pixels corresponding to horizontal, vertical, rightward-rising and leftward-rising contours are subject to the calculation.

INDUSTRIAL APPLICABILITY

As discussed in the foregoing, the contour emphasizing method and the circuit according to the present invention is capable of emphasizing naturally the points where horizontal contours and the vertical contours intersect and the inclined contours, which are inputted as the digital video signals, when applied to the PDP or LCD which are driven by the digital video signal.

CLAIMS

1. A contour emphasizing method characterized in that, concerning the pixels represented by the digital video signals, the luminance most differing
5 from the luminance of the objective pixel is picked out from among the luminances of the pixels adjacent to the objective pixel in horizontal, vertical, rightward-rising and leftward-rising directions for weighting both the luminance most differing from the luminance of the objective pixel and the luminance of the objective pixel respectively to determine the contour
10 emphasizing values to be added to the luminance of said objective pixel.

2. A contour emphasizing method characterized in that, concerning the pixels represented by the digital video signals, the luminance most differing from the luminance of the objective pixel is picked out from among the
15 luminances of the pixels adjacent to the objective pixel in horizontal, vertical, rightward-rising and leftward-rising directions for weighting the luminance most differing from the luminance of the objective pixel and the luminance of the objective pixel respectively to determine the contour emphasizing values; a pixel adjacent to the present objective pixel is newly picked out as a next
20 objective pixel to repeat the processing similar to the first processing; when the signs of 2 consecutive contour emphasizing values are the same, the preceding and following contour emphasizing values are adopted as they are; when the signs of the 2 consecutive contour emphasizing values differ, the inclined contour optimizing processing for making 0 the preceding and the
25 following contour emphasizing values is applied; the contour emphasizing values, which have undergone the inclined contour optimizing processing, are added to the corresponding said objective pixels respectively.

3. A contour emphasizing circuit, comprising a synchronizing means

composed of a 1-dot delay circuit 11 and a 1-line delay circuit for synchronizing the timings of all the horizontal, vertical, rightward-rising and leftward-rising pixels adjacent to the objective pixel represented by the digital video signals, a contour direction detecting stage 24 for detecting the direction of the pixel whose absolute value of the luminance differing most from the luminance of the objective pixel from among the luminances of the horizontal, vertical, rightward-rising and leftward-rising pixels, whose timings are synchronized, a contour detecting stage 18 for determining the contour emphasizing values by weighting the luminance of the pixel detected by the contour direction detecting stage 24 and the luminance of said objective pixel, and an adding circuit 22 for adding the contour emphasizing value, weighted by the contour detecting stage 18, to the luminance of the objective pixel.

4. The contour emphasizing circuit according to claim 3, wherein the synchronizing means is composed of the 1-dot delay circuit 11 and the 1-line delay circuit 12 in order to synchronize the timings of all the 9 pixels, namely, the horizontal pixels B2 and B3, vertical pixels A2 and C2, the rightward-rising pixels C1 and A3, and leftward-rising pixels A1 and C3, which are adjacent to the objective pixel B2; the contour direction detecting stage 24 is composed of the subtracting circuit 13 for detecting the differences in the luminance among the horizontal pixels B1 and B3, the vertical pixels A2 and C2, the rightward-rising pixels C1 and A3 and the leftward-rising pixels A1 and C3, whose timings have been synchronized by said synchronizing means, the absolute value calculating circuit 24 for calculating the absolute values of the luminance differences, the maximum value detecting circuit for detecting the direction of the pixel, whose absolute value of luminance is largest of all, and the first selecting circuit 16 and the second selecting circuit 17, which respectively select, for output, one of the directions of the horizontal pixels

B1 and B3, the vertical pixels A2 and C2, the rightward-rising pixels C1 and A3 and the leftward-rising pixels A1 and C3 in response to the detecting signal from the maximum value detecting circuit 15; the contour detecting stage 18 is composed of the contour detecting filters 19a and 19c for
5 respectively weighting the luminances of the pixels in the directions detected by the contour direction detecting stage 24, the contour detecting filter 19b for weighting the luminance of said objective pixel B2, and the adding circuit 20 for adding (the weighted luminances); the adding circuit 22 is provided for adding the contour emphasizing value, which has been weighted in said
10 contour detecting stage 18, to said objective pixel B2.

5. The contour emphasizing circuit according to claim 4, wherein the coefficients of the contour detecting filters 19a and 19c for weighting the luminances of the pixels in the directions detected in the contour direction
15 detecting stage 24 are set to $-1/4$ and $-1/4$ respectively, while the coefficient of the contour detecting filter 19b for weighting the luminance of the objective pixel B2 is set to $1/2$.

6. A contour emphasizing circuit comprising the synchronizing means,
20 composed of the 1-dot delay circuit and the 1-line delay circuit, for synchronizing the timings of the objective pixel and the adjacent pixels in horizontal, vertical, rightward-rising and leftward-rising directions represented by the digital video signals, the contour direction detecting stage 24 for detecting the direction of the pixel whose absolute value of the
25 difference in the luminance is largest among the differences in luminance of the horizontal, vertical, rightward-rising and leftward-rising pixels which have been synchronized by the synchronizing means, the contour detecting stage 18 composed of the inclined pixel luminance optimizing circuit 25 designed so that the weighted contour emphasizing values of the luminances

of the pixels in the directions detected in the contour direction detecting stage 24 and the luminance of said objective pixel can be determined, so that new objective pixels are picked out consecutively as the pixel next to the present objective pixel, and so that when the signs of the two consecutive
5 contour emphasizing values are the same, the contour emphasizing values preceding and following these two consecutive contour emphasizing values are adopted as they are, whereas when the signs of the two consecutive contour emphasizing values differ, the contour emphasizing values preceding and following these two consecutive contour emphasizing values are set to 0,
10 and the adding circuit 22 for adding the contour emphasizing values, which have undergone the inclined pixel optimizing processing in the contour detecting stage 18, to the corresponding objective pixels respectively.

7. The contour emphasizing circuit according to claim 6, wherein the
15 contour detecting stage 18 is composed of the contour detecting filters 19a and 19c for weighting the luminances of the pixels in the directions detected in the contour direction detecting stage 24, the contour detecting filter 19b for weighting the luminance of said objective pixel B2, and the inclined contour luminance optimizing circuit 25 designed so that when the signs of
20 two consecutive contour emphasizing values are the same, the contour emphasizing values preceding and following the two consecutive contour emphasizing values are adopted as they are, whereas when the signs of the two consecutive contour emphasizing values differ, the contour emphasizing values preceding and following said two consecutive contour emphasizing
25 values are set to 0.

8. The contour emphasizing circuit according to claim 3 or claim 6, wherein the synchronizing means is composed of the 1-dot delay circuit 11 and the 1-line delay circuit 12 for synchronizing the timings of all the 17

pixels, namely, the objective pixel C3 and the pairs of adjacent horizontal pixels C1 and C5, C2 and C4, the pairs of adjacent vertical pixels A3 and E3, B3 and D3, the pairs of adjacent rightward-rising pixels E1 and A5, D2 and B4, and the pairs of adjacent leftward-rising pixels A1 and E5, B2 and D4; the contour direction detecting stage 24 is composed of the subtracting circuit 13 for detecting the difference in the luminance between each of the pairs of the horizontal pixels C1 and C5, C2 and C4, each of the pairs of the vertical pixels A3 and E3, B3 and D3, each of the pairs of the rightward-rising pixels E1 and A5, D2 and B4, each of the pairs of the leftward-rising pixels A1 and E5, B2 and D4, the absolute value calculation circuit 14 for determining the absolute values of the differences in the luminance, the maximum value detecting circuit 15 for detecting the direction of the pixel whose absolute value is largest of all, and the first selecting circuit 16 and the second selecting circuit 17 for selecting, for output, one of the directions of the horizontal pixels C1 and C5, C2 and C4, the vertical pixels A3 and E3, B3 and D3, the rightward-rising pixels E1 and A5, D2 and B4, and leftward-rising pixels A1 and E5, B2 and D4 in response to the signal detected in the maximum value detecting circuit 15; the contour detecting stage 18 is composed of the contour detecting filters 19a, 19b, 19d and 19e for respectively weighting the luminances of the pixels in the directions detected by said contour direction detecting stage 24, the contour detecting filter 19c for weighting the luminance of said objective pixel C3, and the adding circuit 20 for adding these values; the adding circuit 22 is provided for adding the contour emphasizing value weighted by said contour detecting stage 18 to said objective pixel C3.

9. The contour emphasizing circuit according to claim 8, wherein the coefficients of the contour detecting filters 19a, 19b and 19d for respectively weighting the luminances of the pixels in the directions detected by the

contour detecting stage 24 are set to $-1/16$, $-1/8$, $-1/8$, and $-1/16$, while the coefficient of the contour detecting filter 19c for weighting the luminance of the objective pixel C3 is set to $3/8$.


ABSTRACT

More natural contour emphasizing processing is performed by detecting the direction of a contour with respect to a point where horizontal and vertical contours cross and a diagonal contour point. The times of an objective pixel and all the pixels adjacent to the objective pixel in the horizontal, vertical, diagonal directions are made to agree with one another, contour emphasis values weighted with respect to the brightness of the pixel that has the largest difference in brightness among the pixels adjacent in the directions and the brightness of the objective pixel are calculated and added to the objective pixel. In order to solve the problem in a diagonal contour point, if two weighted continuous contour emphasis values have the same signs, the before and after contour emphasis values are adopted, and otherwise, diagonal optimization that the before and after contour emphasis values are made zero is performed and they are added to the objective pixel. Thus, more natural contour emphasis is performed.

10/089799

1 / 6

Fig. 1 PRIOR ART



10/089799

2 / 6

Fig. 2 PRIOR ART






Fig. 3 PRIOR ART



10/089799

3 / 6

Fig. 4



10/089799

4 / 6

Fig. 5






Fig. 6



10/089799

5 / 6

Fig. 7




10/089799

6 / 6

Fig. 8

(a) Contour Data



(b) Process for Diagonal Optimizing

$$a1 = \begin{cases} a1 & (\text{When the signs of } a2 \text{ and } a3 \text{ are same.}) \\ 0 & (\text{When the signs of } a2 \text{ and } a3 \text{ are different.}) \end{cases}$$

$$a4 = \begin{cases} a4 & (\text{When the signs of } a2 \text{ and } a3 \text{ are same.}) \\ 0 & (\text{When the signs of } a2 \text{ and } a3 \text{ are different.}) \end{cases}$$

Fig. 9

(a) Original State

8	8	8	8	8	4
8	8	8	8	4	4
8	8	8	4	4	4
8	8	4	4	4	4
8	4	4	4	4	4
4	4	4	4	4	4

X1 X2 X3 X4

Detecting Contour

(b) according to Direction

0	0	0	+1	+1	-1
0	0	+1	+1	-1	-1
0	+1	+1	-1	-1	0
+1	+1	-1	-1	0	0
+1	-1	-1	0	0	0
-1	-1	0	0	0	0

a1 a2 a3 a4

(c) Diagonal Optimizing

0	0	0	0	+1	-1
0	0	0	+1	-1	0
0	0	+1	-1	0	0
0	+1	-1	0	0	0
+1	-1	0	0	0	0
-1	0	0	0	0	0

(d) Contour Emphasis

8	8	8	8	9	3
8	8	8	9	3	4
8	8	9	3	4	4
8	9	3	4	4	4
9	3	4	4	4	4
3	4	4	4	4	4

COMBINED DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY			Attorney's Docket Number Furusawa Case 63
(Includes Reference to PCT International Application(s)) As below named inventor, I hereby declare that:			
My residence, post office address and citizenship are as stated below next to my name,			
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:			
<u>CONTOUR EMPHASIZING METHOD AND CIRCUIT</u>			
the specification of which: <input checked="" type="checkbox"/> is attached hereto.			
<input type="checkbox"/> was filed as United States application Serial No. _____ on _____ and was amended on _____ (if applicable)			
<input checked="" type="checkbox"/> was filed as PCT international application Number <u>PCT/JP00/07485</u> on <u>25 October 2000</u> and was amended under PCT Article 19 on _____ (if applicable)			
I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.			
I acknowledge duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).			
I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:			
PRIOR FOREIGN/PCT APPLICATION(S) AND ANY PRIORITY CLAIMS UNDER 35 U.S.C 119:			
COUNTRY (If PCT, indicate "PCT")	APPLICATION NUMBER	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 35 USC 119
J A P A N	346641/1999	30 October 1999	<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No
			<input type="checkbox"/> Yes <input type="checkbox"/> No
			<input type="checkbox"/> Yes <input type="checkbox"/> No
			<input type="checkbox"/> Yes <input type="checkbox"/> No

POWER OF ATTORNEY: As named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Dale H. Thiel	Reg.No. <u>24 323,</u>	David G. Boutell	Reg.No. <u>25 072,</u>
Ronald J. Tanis	Reg.No. <u>22 724,</u>	Terryence F. Chapman	Reg.No. <u>32 549,</u>
Mark L. Maki	Reg.No. <u>36 589,</u>	David S. Goldenberg	Reg.No. <u>31 257,</u>
Sidney B. Williams, Jr.	Reg.No. <u>24 949,</u>	Timothy B. Clise	Reg.No. <u>40 957,</u>
Liane L. Churney	Reg.No. <u>40 694,</u>	Brian R. Tumm	Reg.No. <u>36 328,</u>

all of FLYNN, THIEL, BOUTELL & TANIS, P.C.

Send Correspondence to:

FLYNN, THIEL, BOUTELL & TANIS, P.C.
2026 Rambling Road
Kalamazoo, Michigan 49008-1699

Direct Telephone Calls to:

201	Full Name of Inventor	Family Name	First Given Name	Second Given Name
		<u>MATSUNAGA</u>	Seiji	
	Residence and Citizenship	City	State or Foreign Country	Country of Citizenship
		<u>Kanagawa-ken</u>	<u>JAPAN</u>	<u>JAPAN JPX</u>
	Post Office Address	Post Office Address	City	State & Zip Code/Country
		<u>c/o Fujitsu General Limited, 1116, Suenaga, Takatsu-ku, Kawasaki-shi, Kanagawa-ken 213-8502 JAPAN</u>	<u>Kanagawa-ken</u>	<u>213-8502 JAPAN</u>

I hereby declare that all statement made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor 201:

Seiji Matsumaga

Date:

8 February 2002